We present an active matrix circuit fabricated on plastic (polyethylene naphthalene, PEN) and glass substrates using organic thin film transistors and organic capacitors to control organic light-emitting diodes (OLEDs). The basic circuit is fabricated using two pentacene-based transistors and a capacitor using a novel aluminum oxide/parylene stack (Al 2 O 3 /parylene) as the dielectric for both the transistor and the capacitor. We report that our circuit can deliver up to 15 μA to each OLED pixel. To achieve 200 cd m −2 of brightness a 10 μA current is needed; therefore, our approach can initially deliver 1.5× the required current to drive a single pixel. In contrast to parylene-only devices, the Al 2 O 3 /parylene stack does not fail after stressing at a field of 1.7 MV cm −1 for >10 000 s, whereas 'parylene only' devices show breakdown at approximately 1000 s. Details of the integration scheme are presented.
Introduction
Flexible electronic devices are being investigated because of their potential in low-cost, large-area, low-power applications. In addition, unlike conventional silicon devices, flexible electronic devices are easier to fabricate on plastic substrates because no high-temperature processes are required [1, 2] . Flexible electronics will enable a great variety of applications such as large-area sensors, displays and flexible solar cells [3] . A particularly important application is the development of active-matrix organic light-emitting diodes (AMOLEDs) for flexible displays [4] .
For organic thin film transistors (OTFTs), and in particular for pentacene-based OTFTs, the semiconductor/dielectric interface is extremely important because it impacts the final 5 Author to whom any correspondence should be addressed. pentacene morphology as well as the molecular ordering of the semiconductor film, which has a direct impact on the mobility of the resulting device. It has been reported that a substrate with a lower surface energy (hydrophobic) can improve the growth and nucleation of pentacene (i.e. it increases π orbital overlap) [5, 6] . Matching the surface energies of pentacene and the dielectric will likely result in enhanced π orbital overlap, creating a better pentacene film for charge transport [7] . Therefore, a hydrophobic surface is desired for improved device performance. Organic dielectrics might be desired since most are hydrophobic [5] [6] [7] [8] .
Polymer-based organic dielectrics have also been reported as good gate insulators for organic dielectrics [8, 9] . However, no organic dielectric/pentacene devices have been reported to provide high electrical performance as well as acceptable reliability [10, 11] . OTFTs with polymeric organic dielectrics will also show high threshold voltages and relatively low capacitance density, which is associated with the low-k dielectric constant of the polymers [12] . To reduce the threshold voltage of the OTFTs with polymeric gate dielectrics it is necessary to either increase the dielectric constant or decrease the thickness of the film. In the case of polymeric organic dielectrics, reducing the film thickness would result in an increased leakage current, and this will likely dominate device performance [12] . Also, thinner dielectrics will also compromise device reliability. On the other hand, an inorganic-based dielectric would provide a higher-k value, allowing the use of thicker films which should result in lower leakage and improved reliability. However, the hydrophilic surface will likely result in 'bulk film' pentacene which will compromise device performance [13] [14] [15] . To achieve both high performance and acceptable reliability a combination of organic and inorganic materials might be required [13] [14] [15] . A potential solution would be to combine the high-k values from an inorganic dielectric (Al 2 O 3 ) and the desired hydrophobic surface of an organic-based dielectric. The high-k dielectric improves device reliability while the surface modifier is used to lower the surface energy and create a favorable surface for pentacene growth.
Using an OLED process that we have previously reported [16] , we designed and fabricated an active-matrix circuit using materials and processes compatible with a flexible polyethylene naphthalene (PEN) substrate. All processes are carried out at <80
• C on a flexible PEN substrate. Details of the process are given in figure 1. The circuit is based on a conventional design with two OTFTs (pentacene) and a capacitor for storing the charge for the driver OTFT. The OTFTs are fabricated using a process previously reported by our group [11, 17, 18] . This process yields mobilities of approximately 0.05 cm 2 V −1 s −1 . Several AMOLED displays on glass or PEN have been demonstrated [19] [20] [21] . In this work we demonstrate a novel integration process that includes a hybrid Al 2 O 3 /parylene dielectric stack that results in an improved OTFT based on the pixel reliability [22, 23] . It has been shown that parylene as the gate dielectric limits device reliability due to dielectric breakdown during electrical stress [18] . Here we combine Al 2 O 3 and parylene as the gate and capacitor dielectric. Parylene on top of the inorganic dielectric material (Al 2 O 3 ) is used to provide a hydrophobic surface for pentacene growth [18] . In figure 2 we present a simple 10 × 10 activematrix circuit using this process that provides ∼85% of active area.
Most semiconducting organic compounds show degraded performance when exposed to environmental moisture, so encapsulation is required. Generally, devices such as OTFTs have the highest sensitivity to moisture, and degradation is observed at the organic layer/electrode interface. Therefore, a permeation barrier is required. As a final step, we used parylene as encapsulation to minimize OTFT degradation.
Experimental details
The pixel circuit design used for the active matrix is shown in figure 3(a) . This simple circuit allows maximization of the active effective area. Figure 3(b) shows an optical image of the pixel with several of the components labeled. V select , V data and V + correspond to selection, data and power supply lines, respectively. Both driver and selection OTFTs are shown. The capacitor is not observed in this optical photograph because it is located below the power supply line. The circuit functions in the following sequence. First, a pulse is sent to the selection line to activate the selection OTFT, which activates the driver OTFT. The driver OTFT supplies the current to drive the OLED. Charge stored in the capacitor allows a stable current supply to the OLED while the selection OTFT is off. The OLED used in this work requires 1 mA cm
to provide a brightness of about 200 cd m −2 [16] . This corresponds to a current of about 10 μA for each individual OLED. Each OLED pixel is 1 mm 2 . To achieve a capacitance of 4.3 pF a capacitor of 29.5 × 10 −5 cm 2 was fabricated. Width and length dimensions of the driver and selection TFTs were 1500/5 and 350/5 microns, respectively. We note that the capacitor uses the supply line as the top contact and the gate contact as the bottom contact. A full schematic cross-section of the device is shown in figure 4 .
In order to fabricate the array we started with either a glass or a PEN substrate with a 150 nm layer of indium tin oxide (ITO). The ITO is patterned and wet etched (using acid) to define the OLED anode contact. 10 nm of chrome (Cr) and 100 nm of gold (Au) are deposited by e-beam evaporation, and then patterned and wet etched to define the bottom capacitor contact and the OTFT gate. The gate and capacitor dielectric is deposited next. First, 30 nm of Al 2 O 3 is deposited by atomic layer deposition (ALD) followed by chemical vapor deposition (CVD) of 160 nm of parylene. The dielectric is patterned and etched using reactive ion etching (RIE) for parylene and wet etch for Al 2 O 3 , to form an interconnection to the bottom contacts. A hundred nanometers of Au sourcedrain contacts are deposited by e-beam evaporation, and then patterned and wet etched. For the organic semiconductor, 150 nm pentacene is thermally evaporated followed by 300 nm of parylene to protect pentacene. Both films are then patterned and etched using RIE. Before OLED deposition another 300 nm layer of parylene is deposited to encapsulate all the devices and lines to avoid short circuits. This layer is then patterned and etched by RIE to open the anode contact (ITO). At this point photolithography was performed to pattern the substrate. Using shadow mask finally, the OLED is deposited using the process reported in [16] . All the processes were carried out at room temperature except photolithography that includes 80
• C furnace annealing treatment of the photoresist. Full process flow is shown in figure 1.
Results and discussion
The average electrical response of at least five fully integrated devices is shown in figures 5-7. Figure 5(a) shows the capacitance versus voltage curve for the capacitor. Wellbehaved capacitance is observed with typical frequency dispersion expected for an organic-based capacitor. The measured capacitance is within the range of the targeted capacitance of 4.3 pF. Leakage current density is low, demonstrating a dielectric with low defects, as shown in figure 5(b) . Figure 6 shows initial results for the gate dielectric stack used to fabricate the devices discussed here. Al 2 O 3 provides robust dielectric strength, whereas parylene provides a hydrophobic surface for pentacene growth. In contrast to parylene-only devices which show breakdown at approximately 1000 s (1.3 MV cm −1 ), the Al 2 O 3 /parylene stack does not fail after stressing at a field of 1.7 MV cm −1 for >10 000 s. The improved gate dielectric time-dependent dielectric breakdown will result in improved device lifetime. Figure 7 (a) shows typical I DS -V GS for the driver OTFT (selection transistor controlling the driver OTFT under test) obtained using the process described above. From these results, we extract a hole mobility of 0.01
and threshold voltage of 2.5 V using parameter extraction previously reported [24] . Figure 7(b) shows the I DS -V DS curve family, where the drain-source voltage (V DS ) is swept from 0 to −20 V for different gate voltages (V GS ). The low I on /I off ratio is likely due to the lower mobility. However, this was enough to drive the OLED. Further improvements in the process to increase carrier mobility are currently ongoing. At V GS of −20 V the driver OTFT provides about 15 μA of current. This is more than the 10 μA required to achieve a brightness of 200 cd m −2 . Figure 8 shows an OLED being controlled with our active-matrix circuit.
Conclusions
We have demonstrated an integration process to fabricate an active-matrix circuit on a flexible substrate that incorporates a novel gate dielectric stack using Al 2 O 3 (due to the compatibility of processes) with parylene to improve the pixel reliability. All processes are carried out at temperatures lower than 80
• C. The operation and performance of the circuit that integrates our OLED, OTFTs and capacitor are also shown. The OTFTs showed well-behaved characteristics and can provide enough current to drive an OLED pixel. The reliability of the Al 2 O 3 /parylene dielectric stack is also improved when compared with the parylene-only one as the gate dielectric.
